Reality Labs focuses on delivering Meta's vision through Augmented Reality (AR). Compute power requirements of Augmented Reality require custom silicon. Meta’s Silicon team is driving the state of the art forward with breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors, and new ways to map the human body. Our chips will enable AR devices where our real and virtual world will mix and match throughout the day. We believe the only way to achieve our goals is to look at the entire stack, through algorithms to architecture, transistors to firmware.
As a Design Verification Engineer at Meta’s Reality Labs, you will work with a world-class group of researchers and engineers, and use your digital design and verifications skills to implement the testing infrastructure to validate new core IP implementations and contribute to development and optimization of state of the art graphics, vision and sensing algorithms. You will work closely with researchers, architects and designers in creating test bench requirements and test cases for multiple state of the art graphics IPs.Design Verification Engineer Responsibilities
Work with cross-functional leads, including product managers, systems architects, researchers, and software architects, to develop industry leading Computer Vision IP’s optimized for XR products and use-cases, defining verification methodologies for each of the different core IPs.
Define, track, and lead the execution of detailed test plans for the different modules and top levels.
Implement scalable test benches including checkers, reference models, coverage groups in System Verilog.
Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage.
Collaborate with cross-functional teams such as Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality.
Support hand-off and integration of blocks into larger SOC environments.
Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry.
Minimum Qualifications
Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience.
10+ years of hands-on experience in SystemVerilog/UVM methodology and/or C/C++ based verification.
10+ years experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies.
Experience in one or more of the following areas along with functional verification - SV Assertions, Formal, Emulation.
Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments.
Track record of 'first-pass success' in ASIC development cycles.
Preferred Qualifications
Masters in Electrical Engineering or Computer Science.
Experience in development of UVM based verification environments from scratch.
Experience with Design verification of AR/VR applications like Computer Vision/Graphics/Display.
Experience with revision control systems like Mercurial(Hg), Git.
Experience with low power design.
FPGA implementation and debug experience.
Experience in verification of numerical compute based designs.
LocationsAbout Meta Meta builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps like Messenger, Instagram and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible today—beyond the constraints of screens, the limits of distance, and even the rules of physics. Meta is committed to providing reasonable support (called accommodations) in our recruiting processes for candidates with disabilities, long term conditions, mental health conditions or sincerely held religious beliefs, or who are neurodivergent or require pregnancy-related support. If you need support, please reach out to accommodations-ext@fb.com. $१,७३,०००/year to $२,४९,०००/year + bonus + equity + benefits
Individual pay is determined by skills, qualifications, experience, and location. Compensation details listed in this posting reflect the base salary only, and do not include bonus, equity or sales incentives, if applicable. In addition to base salary, Meta offers benefits. Learn more about benefits at Meta.
Your CV has been submitted successfully.
Complete form below to directly Send your CV / Linkedin Profile to Design Verification Engineer at Meta.
@
You will receive all responses from employer on this email
Example: Application for the post of 'Accountant'
Example: Introduce your self and give purpose of your application
*All fields are mandatory.
Loading...
META 1528 jobs found
Privacy Engineer - Red Team at Meta
, United States
Mechanical Subject Matter Expert at Meta
Temple, United States
Design Verification Engineer at Meta
, United States
Systems Integration Lead at Meta
Sunnyvale, United States
Lead Building Engineer at Meta
Kuna, United States
Program Manager - Publishing Services at Meta
New York City, United States
Software Engineer, Language - Reality Labs at Meta
, United States
Senior Graphics Engineer - BigBox at Meta
, United States
Surfacing Designer, Industrial Design - Meta Reality Labs at Meta